

SHEET INDEX

CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX	1	4
SUPPORTING INFORMATION		
NOTES		
USED-ON TABLE		
CURRENT DRAIN		
RECORD OF CHANGES		
CIRCUIT SCHEMATIC	2	4
COMPONENT LIST	3	4
CIRCUIT DESCRIPTION	4	4

SYMBOL
BUFFER B
ELEMENT IDENT
A

TERM. MOD.	FUNCT.	TERM.	LOC.
BACRO	I	018	3A2
BAPRO	I	019	2A9
C-081	I	015	3A1
C-STC1	I	012	2A5
OV-FELL1	I	115	2A8
FILLO	I	016	2A8
TIABCT	I	105	3A1
MRSTA1	I	014	2A5
PPEHO	I	002	2A0
PPELO	I	102	2A0
SSBTO	I	118	3A0
ST-CLRO	I	101	2A6
STUFFO	I	107	2A0
SWB1	I	112	3A5
TE-SEQ1	I	104	2A2
UNL-BAO0	I	001	2A0
BCKL	B	116	2H7
BULF-CB81	B	007	3H5
B9FLD	B	017	3H4
BRO	B	015	3H6
BUSYD	B	100	2H3
CLLX1	B	109	2H6
CLLETRD	B	003	2H9
LOPCROD	B	010	2H1
BPFLCK1	B	103	2H2
BPFLCK2	B	113	3H3
BPFLCK3	B	009	3H1
PE1	B	111	2H0
SO2HO	B	117	3H0
SWFT1	B	004	2H4
STFILLO	B	011	2H9
TECTO	B	114	3H4
+5	P	000,319	3H6
GRD	G	200,319	3H7

RECORD OF CHANGES

ORG	PREV	STO	NEW	SEE
ISS	FUNC		DISC	NOTE

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	1H

CURRENT DRAIN: 425mA

NOTES:

- GROUND RETURN
- UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROFARADS
VALUES PRECEDED BY THE SYMBOL (+PLUS)
OR (-MINUS) ARE IN VOLTS


- BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS

IC CODE	BAT. TERM.	GRD. TERM.
47AD	15	8
47AE	16	7,8
47BP	15	8
47BR	16	7,8
47CB	15	8
47CC	16	8
47CJ	16	8
47CP	16	7,8
47U	16	8
47M	16	8

- BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

FUNCTION	TERMINAL
+5	000,119
GRD	200,319

- HORIZONTAL MOUNTING CENTERS AT 0.50 INCH.

b. INTEGRATED CIRCUIT LOCATION GUIDE:
(COMPONENT SIZE SHOWN)

UNMARKED COMPONENTS ARE FILTER CAPACITORS

SUPPORTING INFORMATION

CATEGORY	NO.
CIRCUIT PACK CODE	JK11
CONNECTOR ON FRAME	947C OR 947A
SERIES FOR LATEST CLASS A CHANGE, (ANY HIGHER SERIES IS ACCEPTABLE).	
ACCEPTABLE SERIES	5

SHEET INDEX NOTES

- WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
- THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
- THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
- SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
- THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

NOTICE- NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

ISSUE
4A

1988

JK11 CIRCUIT PACK

BUFFER B
CIRCUIT

2

CPS-JK11
4 SHEETS


BELL TELEPHONE LABORATORIES

65

BUFFER 8



PART OF CPS JKII BUFFER B



CPS-JKII

JKII CIRCUIT PACK
BELL TELEPHONE LABORATORIES
74LS00

CPS-JKII
SHEET 3

4A

PART OF CPS JKII

BUFFER B

COMPONENT LIST

INTEGRATED CIRCUIT

LOC CODE	IC3 4108	IC4 4108	IC5 410A	IC6 410P	IC7 410P	IC8 410N	IC9 410P	IC10 410	IC11 410	IC12 410A	IC13 410H	IC14 410E
ELEM	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	SF2	386	BLK1	204	NRSTAG	289	STUPP1	280	ST.CLK1	286	SDM1	380
B	SF3	386	STPCMP	201	SUBD	385	ICW1	200	COMP1	200	RA-1	382
C	SF4	389	LULCMP	201	PE1	270	TO-SE0	282	COMP2	200	FILL1	386
D	SDV6	264	SFTCHD	201	STFILL	259	IFCLCK1	282	CLSTC0	200	BRD	386
E					C-SD0	289	TM-SE0	284	IAC0	384	INCLCK1	384
F					C-SD0	289	SHIFT	284	INCLCK1	384	INCLCK1	384
G					C-SD0	289	STF0	280	INCLCK1	384	INCLCK1	384

LOC CODE	IC15 4108	IC16 410E	IC17 410A	IC18 410E	IC19 410E	IC20 410C	IC21 410C	IC22 410C	IC23 410C	IC24 410C
ELEM	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC	DESIG	SH LOC
A	INLSEC	209	PTEND	2E1	SH.ACT1	3C5	INLSEQA	2C9	IFLSEQD	2F2
B	IFLSEC	202	IFLSEQA	2C2	SH.ACT08	304	ACT	3E5	IFLSEQD	2F2
C	IFLSEC	202	SH.ACT08	305	IFLSEQD	2F2	PTER	2E0	SCNTA	284
D	INLSEC	209	SH.ACT08	305	IFLSEQD	2F2	PTER	2E0	SCNTA	284
E	CLK0	27	IFLSEQD	2F2	PTER	2E0	SCNTA	284	INLSEQ	3C2
F									CLKB	207
G									CLKA	2C7

CAPACITOR

DESIG	CODE
(2) C1,C2	KS-14958 L27, 61.5 μ F
(2) C3	KS-14958 L27, 10 μ F
(4) C4-C7	4018, 5
(2) C8-C9	KS-14978 L5, 0.1

RESISTOR

DESIG	CODE
(3) R1-R3	KS-20416 L14, 1K0
(2) R4,R5	1.4K0
R6	.392
R7	.432
(2) R8,R9	.392
(2) R10,R11	.432
(2) R12,R13	.392
(2) R14,R15	.432
R16	1.1K0
R17	1.0K0
R18	1.4K0
(2) R19,R20	.392
(2) R21,R22	KS-20416 L14, .432

CIRCUIT DESCRIPTION

CIRCUIT PACK JKII HANDLES BUFFER SEQUENCING. MONOPULSERS CLK0 AND CLKB GENERATE A 400 KHz (MONOPULSE) SQUARE WAVE CLOCK PULSE TRAIN WHICH IS DISTRIBUTED TO BOTH THE ON-LINE AND OFF-LINE SEQUENCERS (CHAINS CLEVER, IFLSEC), AND ALSO DRIVES OFF THE BOARD IN BUFFER SERIAL BUS LEAD BCLK. THE CLOCK IS STOPPED UNTIL ST.CLOCK IS ACTIVE. NEGATION OF ST.CLOCK RESTARTS THE "CLOCK".

MOVEMENT OF DATA INTO OR OUT OF THE ON-LINE BUFFER IS CONTROLLED BY THE PERIPHERAL UNIT ENGAGING IT. THE ON-LINE CLOCK (INCLCK0) IS DERIVED FROM THE SHIFT PULSES APPEARING ON SERIAL BUFFER BUS LEAD BSHPO. INCLCK0 IS INHIBITED IF AN OVERFLOW CONDITION EXISTS.

THE ON-LINE SEQUENCER OPERATES WHEN EITHER THE PERIPHERAL OR CC REQUESTS AN ON-LINE BUFFER FILL OPERATION BY CLEARING INCLCK0 VIA LEAD FILL0 OR BY FILL1 RESPECTIVELY. INCLSEC AND INFLSEC ARE DRIVEN BY THE BUFFER CLOCK VIA GATE E.INCLCK0. EITHER INCLSEC BEING CLEAR OR INFLSEC BEING SET ENABLES A RECIRCULATION PATH FROM BUFFER OUTPUT 20000 BACK INTO INPUT 20000 DURING THE FILL OPERATION. AN ON-LINE SEQUENCE IS TERMINATED BY A PULSE ON TM.FL0 WHICH IS GENERATED BY ON-LINE OPERATION COMPLETE MONOPULSER INLCHP.

INLCHP IS TRIGGERED ON THE TRAILING EDGE OF THE ON-LINE BUFFER 1024-BIT CARRY BACK0. THE TRAILING EDGE OF THE INLCHP PULSE RAISES THE BR FLAG (BR F/F CLEARED) AND CLOCKS THE BR F.F.F. IF BR IS RAISED WHEN BRFL IS CLEARED, AN OVERFLOW CONDITION IS INDICATED. BRFL IS SET, AND BRFL0 IS ASSERTED.

THE ON-LINE/OFF-LINE STATUS OF THE TWO 1024-BIT BUFFERS ON JKII IS GOVERNED BY THE STATE OF THE ACT F/F. THE TOGGLE INPUT TO ACT IS FORMED BY THE LOGICAL EXCLUSIVE OR OF THE STATES OF SH01 AND THE BR F/F OUTPUT. IF EITHER LEAD GOES HIGH, ACT TOGGLES AND THE BUFFERS SWITCH ON-LINE AND OFF-LINE STATUS.

CIRCUIT DESCRIPTION (CONT.)

A PULSE ON INLSEC0 ACTIVATES THE OFF-LINE SEQUENCER CHAIN BY CLOCKING INFLSEC0. INFLSEC0 PROVIDES DELAY IN THE SEQUENCE TO ALLOW SETTLING TIME FOR THE PARITY PULSES ON JKII. PARALLEL PARITY ERRORS INDICATED BY THE STATES OF PERR0 OR PERR1 CAUSE PERR TO BE SET BY INFLSEC0 DURING LOAD OPERATIONS. LOPCLOCK DELAYS THE STATUS PERR CHAIN ON JKII TO INSURE THAT PARITY ERROR STATUS IS REPORTED TO THE CC BY THE 1ST IMMEDIATELY FOLLOWING THE LOAD OPERATION. A REGISTERED PARITY ERROR TERMINATES THE SEQUENCE BY SETTING INFLSEC0. OTHERWISE, INFLSEC0 IS CLEARED AND ENABLES OFF-LINE AND ITR CLOCKS (IFLCLK0 AND CLKTR0) WHICH ARE THEN DRIVEN BY THE C00 IN PULSE TRAIN. OFF-LINE SEQUENCES GOVERNED BY THE LOAD OR UNLOAD STATES CAUSE THE STPND F/F TO BE CLEARED ON THE TRAILING EDGE OF THE OFF-LINE BUFFER 16-BIT CARRY PULSE ON TM001 TO TERMINATE THE SEQUENCE. STUFF OPERATIONS ARE TERMINATED BY THE TRAILING EDGE OF THE STUFF COUNTER CARRY PULSE. THE STUFF COUNTER DIVIDES BY 16 IN 50 μ S AND BY 4 IN 500 μ S IN ORDER TO COUNT THE APPEARANCE OF 64 PULSES ON TM001.

AN ACTIVE LEVEL ON LEAD TM001 INITIALIZES BOTH ON-LINE AND OFF-LINE SEQUENCERS AS WELL AS THE STUFF COUNTER AND THE BR, ACT, BRFL, AND PTER F/Fs.

JKII CIRCUIT PACK

CPS-JKII
SHEET 4

BELL TELEPHONE LABORATORIES
NEW JERSEY 10763

65

4A